This paper proposes an application of the Ant System (AS) to optimize combinational logic circuits at the gate level. A measure of quality improvement is defined in partially built circuits to compute the distances required by the AS, and those solutions that represent functional circuits with a minimum number of gates are considered as optimal. The proposed methodology is described together with some examples taken from the literature that illustrate the feasibility of the approach.