ebooks logo journals logo reference works logo abstract databases logo
bullet  SIGN IN Register | Why Register? | Got a Voucher? alerts   marked lists   shopping cart 

informaworld

HOME   |   SEARCH   |   BROWSE
    Issues List       Latest Issue       Forthcoming Articles       Volume 28 Issue 11       Subscribe       Article       References       Related articles      
<< firstfirst   < prevprev   Table of contentstoc   next >next   last >>last
Publisher Logo Publication Cover
Search within this journal

GSE: a full-access multistage interconnection network of arbitrary size 

Authors: Rajib K. Das a; Nabanita Das a
Affiliation:   a Electronics Unit, Indian Statistical Institute, Calcutta, India
DOI: 10.1080/00207729708929477
Publication Frequency: 12 issues per year
Published in: journal International Journal of Systems Science, Volume 28, Issue 11 July 1997 , pages 1189 - 1194
Formats available: PDF (English)
Article Requests: Order Reprints : Request Permissions
View Article: View Article (PDF) View Article (PDF)


Abstract

Existing multistage interconnection networks (MINs) which are based on 2times2 switching elements are generally of size N times N where N is a power of 2. So in situations where we need to connect N processors and N resources and N is an arbitrary number ( not necessarily a power of 2) we have to go for a network of size N' x N'; where N' = 2[log2N]is This causes a wastage of resources. In order to overcome this problem we propose a new MIN called the Generalized Shuffle Exchange (GSE) of size N x N where N need not be a power of 2, but only an even number. It uses N/2 switches per stage and the number of stages is equal to [log N] We show that GSE is a full-access network, i.e. every input can reach every output of the network. Routeing between any input-output pair in GSE is simple and can be done by using a routeing vector, generated from the input and output addresses. When N is a power of 2, say 2n, GSE reduces to a conventional n-stage network with a unique path for each input-output pair. But, if 2n-1 < N <2n, given a specific input, there are 2[logN] mdash; N outputs for which there exist alternative paths. Therefore, to realize any N times N permutation in GSE, we are to select a set of N conflict free paths, one for each input-output connection. Here, we have presented a scheme for determining whether a given permutation is realizable in the GSE in a single pass.
view references (5)
Bookmark with:
  • CiteULike
  • Del.icio.us
  • BibSonomy
  • Connotea
  • More bookmarks
Privacy Policy | Terms & Conditions | Accessibility | RSS
FAQs in: English . Français . Español . 中文(简体和繁體)
© 2009 Informa plc